A single Op-Amp 0+2 sigma-delta modulator

نویسندگان

  • Yao Liu
  • Edoardo Bonizzoni
  • Franco Maloberti
چکیده

This paper describes a single op-amp 0+2 ⌃ architecture and design considerations to achieve 12-b resolution on a 2-MHz bandwidth. The proposed topology combines op-amp reduction and MASH techniques. In particular, the second-order ⌃ stage uses direct synthesis of the noise transfer function (NTF) and employs only one op-amp. The use of multi-bit quantization on both stages increases the resolution of the modulator and reduces the output swing of the op-amp. The mismatch of the multi-level DACs can be compensated for with DEM while the mismatch between the two stages can be canceled in the digital domain. Simulation results, carried out at the transistor level with a 0.18-μm CMOS technology, verify the e↵ectiveness of the proposed architecture. The simulated FoM is 104 fJ/conv-step.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 1.8 V 89.2 dB dynamic range delta-sigma modulator using an op-amp dynamic current biasing technique

A third-order single-bit delta-sigma modulator is presented in this paper. An op-amp dynamic current biasing technique is used to improve the power-efficiency of the modulator. The voltage reference block is integrated with the delta-sigma modulator core to avoid the use of large off-chip bypass capacitors and to minimize pin numbers. It achieves 89.2 dB dynamic range over 10 kHz signal bandwid...

متن کامل

A Comparator-Based Switched-Capacitor Delta Sigma Modulator

Comparator-Based Switched-Capacitor (CBSC) is a relatively new topology that replaces opamps in sampled-data systems with a comparator and a set of current mirrors. CBSC is expected to lower power consumption, and to avoid several delicate tradeoffs of op-amp circuits. In this paper, the original single-ended CBSC block is extended to a fully differential version. The differential CBSC is then ...

متن کامل

Design of a Continuous - Time Bandpass Delta - Sigma Modulator

An 8th-order continuous-time (CT) bandpass delta-sigma (AZ) modulator has been designed and simulated in a 65 nm CMOS process. This modulator achieves in simulation 25 MHz signal bandwidth at 250 MHz center frequency with a signalto-noise ratio (SNR) of 75.5 dB. The modulator samples at 1 GS/s while consuming 319 mW. On the system level, the feedback topology secures stability for the 8th-order...

متن کامل

Design of Op-amp, Comparator and D Flip-Flop for Fifth Order Continuous-Time Sigma-Delta Modulator

This paper explains the design of two stage operational amplifier, single bit comparator and D flipflop best suited for the fifth order continuous-time sigma-delta modulator. A fifth order continuous time sigma delta modulator is chosen for 40MHz Signal Bandwidth with an nyquist frequency of 150MHz. Two stage opamp is used to provide the high gain to the modulator. A single quantizer is used to...

متن کامل

Low-Area 4th-Order Shared-Amplifier Sigma-Delta Modulator

Analog-to-digital converters provide a vital interface in mixed-signal electronic systems. One of the typical approaches to implement high-resolution sigma-delta modulators often involves the choice of high-order loop-filters, which imply the use of a large number of integrators. As in common topologies each integrator is implemented by one operational amplifier, high-order modulators can deman...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015